Plasma polymerized methyl methacrylate gate dielectric for organic thin-film transistors

Plasma polymerized methyl methacrylate gate dielectric for organic thin-film transistors

Organic Electronics 11 (2010) 951–954 Contents lists available at ScienceDirect Organic Electronics journal homepage: www.elsevier.com/locate/orgel ...

359KB Sizes 0 Downloads 75 Views

Organic Electronics 11 (2010) 951–954

Contents lists available at ScienceDirect

Organic Electronics journal homepage: www.elsevier.com/locate/orgel

Letter

Plasma polymerized methyl methacrylate gate dielectric for organic thin-film transistors Jae-Sung Lim a, Paik-Kyun Shin a,*, Boong-Joo Lee b, Sunwoo Lee c a

Department of Electrical Engineering, Inha University/Regional Innovation Center for Environmental Technology of Thermal Plasma (RIC-ETTP), #253 Yonghyun-dong, Nam-gu, Incheon Metropolitan City 402-751, South Korea b Department of Electronic Engineering, Namseoul University, 21 Maeju-ri, Seonghwan-eup, Cheonan-City, Choongnam 330-707, South Korea c Department of Electrical Information, INHA Technical College, #253 Yonghyun-dong, Nam-gu, Incheon Metropolitan City 402–752, South Korea

a r t i c l e

i n f o

Article history: Received 9 February 2009 Received in revised form 3 February 2010 Accepted 6 February 2010 Available online 11 February 2010 Keywords: Plasma polymerization Organic thin-film transistors Polymers Dielectrics

a b s t r a c t A pentacene-based organic thin-film transistor (OTFT) device with plasma polymerized methyl methacrylate (ppMMA) dielectric film was fabricated. The ppMMA showed a higher dielectric constant of 3.86 than that of conventionally processed PMMA and a MIS capacitor with the ppMMA revealed negligible hysteresis in C–V curves. The OTFT device with the ppMMA dielectric showed a field-effect mobility of 0.08 ± 0.02 cm2 V1s1 in the saturation region, a lower threshold voltage of 3 ± 0.15 V, a sub-threshold slope of 0.959 ± 0.05 V/decade, an on/off current ratio (Ion/Ioff) of 1.0  104 ± 0.10, and a lower operating voltage of 10 V. Ó 2010 Elsevier B.V. All rights reserved.

Recently, more and more works have been emerged on organic thin-film transistors (OTFTs), because it might pave the way for various promising applications such as low-cost radio frequency transponder, bio sensor, pixel driver transistors for flat panel displays, as well as general flexible electronics. Early OTFT studies focused mainly on organic semiconductor materials, of which performance should be at least closed to that of a-Si as active channel layer for conventional TFTs. Presently, pentacene seems to be one of the best choices as a low-molecule organic semiconductor for OTFTs [1,2]. Similar to conventional TFTs, gate dielectrics play a key role in the device performance of OTFTs. Because it forms interfaces with the organic semiconductor layer, crystallinity and electrical properties like field-effect mobility are often affected. Furthermore, operating voltage of the OTFT is decided by thickness and permittivity of the gate dielectric material. Although several conventional inorganic insulators (oxides, nitrides, etc.) could also be implemented to an OTFT,

* Corresponding author. Tel.: +82 32 860 7402; fax: +82 32 863 5822. E-mail address: [email protected] (P.-K. Shin). 1566-1199/$ - see front matter Ó 2010 Elsevier B.V. All rights reserved. doi:10.1016/j.orgel.2010.02.005

various organic polymer insulators are presently studied because it might match well with organic semiconductors from the viewpoint of interface characteristics as well as process compatibility [3–6]. Organic polymer insulators can be prepared by various solution process but they might cause possibly overall degradation of the device performance. A dry process for polymer insulator could be a solution to avoid such problem. Plasma polymerization technique would be an alternative to prepare the polymer gate dielectric because plasma polymerized polymers show excellent coating adhesion, chemical/mechanical/ thermal stability, high barrier effect, and pinhole-free formability [7–9]. In this study, plasma polymerized methyl methacrylate (ppMMA) dielectric thin films were deposited and used as a gate dielectric of a bottom-gated top-contact type OTFT with Au/pentacene/ppMMA/ITO configuration. Film composition, surface morphology, and electrical properties of the ppMMA were investigated and their effect on the OTFT performance was studied. ITO-coated glasses (Samsung Corning Co.) were used as substrates, where ITO was 150 nm-thick and had a sheet

952

J.-S. Lim et al. / Organic Electronics 11 (2010) 951–954

resistance of 12 X/h. The substrates were ultrasonically cleaned in acetone, ethanol and de-ionized water, by which most of the ITO surface organic contaminants were removed. The surface of ITO gate electrode was then treated in an Ar plasma prior to depositions of the insulating layer. A radio frequency (r.f.) capacitively-coupled plasma (CCP) with a pressure of 0.1 Torr, Ar flow rate of 10 sccm, and r.f. main power of 100 W was used for surface treatment of the ITO gate electrode. Without breaking vacuum after the plasma surface treatment, plasma polymerized methyl methacrylate (ppMMA) insulting layer was then deposited, where a MMA monomer (Sigma–Aldrich Co.) was used. Plasma polymerization of the ppMMA dielectric layers was done again using the r.f. CCP equipment. Details of the plasma polymerization equipment were described elsewhere [10]. The ppMMA was deposited under following experimental condition: main power of 200 W, bias power of 20 W, system pressure of 0.5 Torr, Ar flow rate of 30 sccm, and deposition time of 10 min. The thickness of the ppMMA film was measured by field emission-scanning electron microscope (FE-SEM; Hitachi, S-4300) and found to be about 100 nm. A 60 nm-thick-pentacene (Sigma–Aldrich Co.) active channel layer, and 100 nm-thickAu source/drain electrodes layer were then deposited using thermal evaporation technique. The Au source/drain electrodes were patterned on pentacene layer through a shadow mask. The OTFT devices had inverted staggered structures of Au/pentacene/ppMMA/ITO. Film composition, surface morphology, and electrical properties of the ppMMA were investigated using Fourier transform infrared spectroscopy (FTIR; Bruker Optics, Vertex 80v) in vacuum, contact angle measurements (Erma Inc.), X-ray diffraction (XRD; Rigaku, D/Max 2200V/PC), atomic force microscope (AFM; Digital instrument, Nanoscope Mutimode IVa) and capacitance–voltage analysis (C–V, Keithley 590), respectively. For investigating performance of the OTFTs, current–voltage (I–V) characteristics according to applied voltage change were measured by a source measurement unit (Keithley 236) combined with another source measurement unit (Keithley 2400).

Fig. 1a shows FTIR spectrum for the ppMMA thin film. The FTIR spectra of the ppMMA and conventional spincoated poly methyl methacrylate (PMMA) are consistent with similarly processed materials in Ref. [7], which identifies chemical similarities and dissimilarities of the two materials. Functional groups such as C–O, C@O, and CH are observed. The ppMMA thin film exhibits strong bands at 1730 cm1 corresponding to the poly dimethylketenelike vinyl ester structure. Additionally, the C@C and CH stretches at 1460 and 1386 cm1 are also evident. In the ppMMA, plasma polymer was formed in a cross-linked 3D network which is typical in plasma polymerization. This is indicated by the differences between the characteristic absorption peaks of ppMMA and solution processed PMMA, suggesting significant amount of fragmentation and rearrangement in the plasma deposition process. Inset in the Fig. 1a is AFM image of the surface of ppMMA gate dielectric. The surface roughness of a 100 nm-thickppMMA on ITO-coated glass was characterized and showed good root mean square roughness of about 0.24 nm. Fig. 1b shows a cross-sectional SEM image of the OTFT device. The surface energy of the ppMMA dielectric was about 45 mJ/m2, which was similar to that of pentacene (42–48 mJ/m2), which suggests that it might be possible to develop more efficient OTFTs channel by matching the surface energy of the ppMMA dielectric and the pentacene [11,12]. Fig. 2 shows the reflective XRD patterns and AFM image of 60 nm-thick-pentacene layer grown on ppMMA dielectric. XRD and AFM experiments were performed in order to investigate the effects of the surface properties of the gate dielectric on the surface morphology of pentacene. The structure of pentacene layer was elucidated by XRD in reflection mode at 20 kV, 20 mA and Cu Ka radiation (k = 1.5406 Å) with a coupled (h–2h) scans configuration. The corresponding XRD pattern contains a series of sharp (0 0 k) peaks indicating that the pentacene film is highly ordered. The first peak at 5.7° (the thin-film phase) corresponds to a lattice parameter of 15.6 Å. The AFM images of pentacene layer on ppMMA reveal a dendritic structure

Fig. 1. (a) FTIR spectrum of ppMMA. Inset: AFM image (2 lm  2 lm) of the surface of ppMMA gate dielectric. (b) SEM image of the OTFT device on a side view.

J.-S. Lim et al. / Organic Electronics 11 (2010) 951–954

953

were investigated using the MIS structure, and gate bias was swept back to check the amount of hysteresis origination from bulk or interface charge trapping. Very small hysteresis was observed in the C–V curves, which is due to low carrier trapping in MIS capacitor by non-solvent process and cross-linked polymerization deposition [16,17]. Dielectric constant k of the ppMMA layer was obtained with the following equation: [18]

k¼C

Fig. 2. X-ray diffraction pattern of the pentacene deposited on a ppMMA dielectric. Inset: the AFM image (2 lm  2 lm) of the pentacene grown on a ppMMA dielectric.

with a grain size of 1 lm. The data suggest a robust and pinhole-free ppMMA film, where the growth morphology of pentacene was similar to those prepared on other polymer substrates [13]. One of the main problems of OTFT devices is the occurrence of hysteresis. Although they are very often ignored in the literature, Gu et al. [14] described hysteresis effect for MIS capacitors based on pentacene and attributed them to carrier trapping or migration of dopants [15]. Fig. 3a shows the C–V characteristics (100 kHz) of a MIS device with a 100 nm-thick ppMMA in dark at room temperature. The normalized capacitance (C/CMAX) was ranged to be within 1.00 and 0.80 when voltage was applied from 20 to 20 V. C–V characteristics in accumulation–depletion region

d

e0 A

where C (1.37 nF) is capacitance of the ppMMA dielectric, d and A are the ppMMA thickness (100 nm) and the dot area e0 is permittivity in vacuum (0.04 cm2), (8.85  1014 F cm1), respectively. According to the calculation, we obtained a higher dielectric constant (k = 3.86) for the ppMMA in an ITO–ppMMA–Au (MIM) sandwich structure, in contrast to the conventional PMMA layers (k = 2.5–2.9) in Ref. [3]. Jang et al. [4] described a correlation between device field-effect mobility and permittivity of dielectric materials. The higher field-effect mobility for dielectrics with higher dielectric constants may be due to increases the number of hole carriers at the semiconductor–dielectric interface. To investigate the potential of ppMMA as gate dielectric, we checked whether their leakage current density is sufficiently low by testing the corresponding ITO–ppMMA–Au (MIM) devices. Fig. 3b shows the current density–electric field (J–E) curve of the ppMMA insulator on ITO, and in particular the leakage behavior of the ppMMA dielectric. The ppMMA appeared to have quite a good dielectric strength of 2 MV/cm based on a minimum leakage current density of 108 A/cm2 even though its total thickness was only 100 nm. This might be caused by the pinhole-free ppMMA dielectric with highly crosslinked structure. Fig. 4 shows I–V characteristics of the

Fig. 3. C–V and J–E characteristics: (a) C–V characteristics of ITO–ppMMA–pentacene–Au (MIS) capacitor at ac signal frequency (100 kHz). The bias voltages were swept from 20 to +20 (s) and from +20 to 20 (d). Inset: schematic cross-section of the MIS device. (b) J–E characteristics of ITO–ppMMA–Au (MIM) device.

954

J.-S. Lim et al. / Organic Electronics 11 (2010) 951–954

Fig. 4. Current–voltage (I–V) characteristics of OTFT device with inverted staggered structure of ITO/ppMMA/pentacene/Au: (a) drain current–drain voltage (output) characteristics of OTFT devices. Inset: schematic cross-section of the OTFT device; (b) drain current–gate voltage (transfer) characteristics of OTFT devices.

OTFT device with a 100 nm-thick-ppMMA layer in dark at room temperature: (a) typical output ID–VD curve at applied step gate voltages (2 V); (b) transfer ID–VG curve at fixed 10 V drain voltage. The I–V characteristics were measured for the OTFT device with channel length of 100 lm and channel width of 2000 lm. From these data, average field-effect mobility was calculated in the saturation current regime (VD = 10 V) by equation which are derived in threshold voltage VTH and field-effect mobility l: [18]

IDsat ¼

W C i lðV G  V TH Þ2 2L

where W and L are channel width and length, Ci is capacitance per unit area of the ppMMA insulators, VG and VTH are gate and threshold voltage, and l is field-effect mobility. The OTFT devices with the ppMMA insulator was found to have a field-effect mobility of 0.08 ± 0.02 cm2 V1s1 in the saturation region, a lower threshold voltage of 3 ± 0.15 V, a lower sub-threshold slope of 0.959 ± 0.05 V/decade, and an on/off current ratio (Ion/Ioff) of 1.0  104 ± 0.10, respectively. This combination of favorable properties demonstrated that the OTFT can be operated successfully at voltages 10 V. An OTFT device with inverted staggered structure of Au/ pentacene/ppMMA/ITO was fabricated. Proposed plasma polymerization method could be applied to a completely dry process for the OTFT fabrication, which offers a onestep and compatible process with conventional methods. The OTFT with the ppMMA dielectric could be operated with a lower operation voltage of 10 V. It was demonstrated in this report that the 100 nm-thick-ppMMA dielectric thin film could be used to obtain an OTFT device with favorable electrical properties and performance of the OTFT device could be significantly improved. Plasma polymerization method has the benefits of polymer gate dielectrics including potentially high capacitive coupling, and

shadow mask patterning and in situ dry processing with large-area flexible substrates. Acknowledgments This work was supported by the Regional Innovation Center for Environmental Technology of Thermal Plasma (RIC-ETTP) at the INHA University designated by MKE (2009). References [1] H. Klauk, Organic Electronics, Wiley-VCH Verlag, 2006 (Chapter 2–3). [2] D.K. Hwang, K. Lee, J.H. Kim, S. Im, C.S. Kim, H.K. Baik, J.H. Park, E. Kim, Appl. Phys. Lett. 88 (2006) 243513. [3] J.H. Park, D.K. Hwang, J. Lee, S. Im, E. Kim, Thin Solid Films 515 (2007) 4041–4044. [4] Y. Jang, D.H. Kim, Y.D. Park, J.H. Cho, M. Hwang, K. Cho, Appl. Phys. Lett. 87 (2005) 152105. [5] M. Halik, H. Klauk, U. Zschieschang, G. nter Schmid, C. Dehm, M. Schutz, S. Maisch, F. Effenberger, M. Brunnbauer, F. Stellacci, Nature 431 (2004) 963–966. [6] H. Sirringhaus, T. Kawase, R.H. Friend, T. Shimoda, M. Inbasekaran, W. Wu, E.P. Woo, Science 290 (2000) 2123–2126. [7] C. Zhang, J. Wyatt, D.H. Weinkauf, Polymer 45 (2004) 7665–7671. [8] Y. Vickie Pan, Ernesto Z. Barrios, Denice D. Denton, J. Polym. Sci. Part A: Polym. Chem. 36 (1998) 587–602. [9] S. Morita, J. Tamano, S. Hattori, M. Ieda, J. Appl. Phys. 51 (1980) 3938. [10] J.S. Lim, P.K. Shin, Appl. Surf. Sci. 253 (2007) 3828–3833. [11] Y. Jang, D.H. Kim, Y.D. Park, J.H. Cho, M. Hwang, K. Cho, Appl. Phys. Lett. 88 (2006) 072101. [12] M. Yoshida, S. Uemura, T. Kodzasa, T. Kamata, M. Matsuzawa, T. Kawai, Synth. Met. 137 (2003) 967–968. [13] S.Y. Yang, K. Shin, C.E. Park, Adv. Funct. Mater. 15 (2005) 1806–1814. [14] G. Gu, Michael G. Kane, James E. Doty, Arthur H. Firester, Appl. Phys. Lett. 87 (2005) 243512. [15] S.C. Lim, S.H. Kim, J.B. Koo, J.H. Lee, C.H. Ku, Y.S. Yang, T. Zyung, Appl. Phys. Lett. 90 (2007) 173512. [16] J.M. Kim, J.W. Lee, J.K. Kim, B.K. Ju, J.S. Kim, Y.H. Lee, M.H. Oh, Appl. Phys. Lett. 85 (2004) 6368–6370. [17] T. Miyadera, T. Minari, K. Tsukagoshi, H. Ito, Y. Aoyagi, Appl. Phys. Lett. 91 (2007) 013512. [18] N. Arora, MOSFET Models for VLSI Circuit Simulation Theory and Practice, Springer, New York, 1993.