Building circuits that test themselves

Building circuits that test themselves

World Abstracts on Microelectronics and Reliability terminal reliability of a given computer communication network is a NP-hard problem. Hence, the pr...

134KB Sizes 2 Downloads 93 Views

World Abstracts on Microelectronics and Reliability terminal reliability of a given computer communication network is a NP-hard problem. Hence, the problem of assigning reliabilities to links of a fixed computer communication network topology to optimize the system reliability is also NP-hard. We develop a heuristic method to assign links to a given topology so that the system reliability of the network is near optimal. Our method provides a way to assign reliability measures to the links of a network to increase overall reliability. The method is based on the principle that the most reliable link should be assigned to the most vulnerable edge. The method computes an importance order for the edges of the network and uses the order to assign link reliabilities. If there are less than six links in a network, it can be shown that our heuristic method, with the aid of theorem 2 gives the optimal assignment.

Design of highly reliable tree architectures. KK.Y. SRINIVASAN and A. K, SOOD. Comput. elect. Engng 14(1/2), 43 (1988). It is well established that tree interconnections provide the most natural interconnect architecture for hierarchically organized distributed computing systems. One advantage of the tree architecture is the 0(log N) speed of information exchange between any two nodes of an N node system. Another advantage is that the tree architecture can naturally map several important classes of problems that can be described as divide-and-conquer algorithms. In this paper we address the issue of fault-tolerance in binary tree architectures and present two new reliable tree architectures: the L-tree and the LN-tree. The L-tree is formed by augmenting the simplex binary tree with redundant links; the LN-tree is formed by augmenting the simplex binary tree with redundant nodes as well as links. Comparing the fault-tolerance performance of these two tree structures with other augmented tree structures previously proposed, we find that the L-tree is more reliable than existing faulttolerant tree structures and has the further advantage of permitting simple algorithmic routing. The L-tree tolerates faults with a degradation in performance, however, whereas the LN-tree is not only highly reliable, but also maintains a rigid tree structure in the event of faults. Building circuits that test themselves. STEPHEN F. SCHEIBER. Test Measure. World 61 (November 1988). Whether it can detect all faults or only a subset, self-test simplifies the rest of the verification process for today's complex circuits. The use of Petri nets to analyze coherent fault trees. G. S. HURA and J. W. ATWOOD. IEEE Trans. Reliab. 37(5), 469 (December 1988). This paper discusses the use of Petri nets to represent fault trees. Using reachability and other analytic properties of Petri nets, a more general and useful method to study the dynamic behaviour of the model at various levels of abstraction is discussed. The problems of fault-detection and propagation of faults are discussed in the modeling of fault-tree analysis for obtaining a compact and suitable modeling tool. This provides more insight into behaviour, and offers a better treatment for the reliability evaluation than the conventional representation models. Exact reliability analysis of combinational logic circuits. STAVROS P. DOKOUZGIANNIS and JOHN M. KONTOLEON. IEEE Trans. Reliab. 37(5), 493 (December 1988). This paper presents a new method for the exact reliability analysis of combinational logic circuits. A new model is developed which allows the logic circuit to be represented by a circuit equivalent graph (CEG). The reliability is analysed by a systematic searching of certain subgraphs from the previously developed CEG. A computer algorithm and a demonstrative example are given. The method of reliability evaluation developed in this paper, in contrast with previously published methods, gives the exact solution to the combinational logic circuit reliability-analysis problem. This is achieved by the proper

195

gate/circuit modeling, which allows the enumeration of all redundant fault vectors in a given circuit. Due to the concept of dominance among fault vectors, the number of necessary enumerations is appreciably reduced and thus circuits with a few tens of gates can be efficiently analysed.

Reliability modelling of redundant computer systems with common-cause failures. BALBIR S. DHILLON and SUaRANANYAMN. RAYAPATI. Comput. elect. Engng 14(3/4), 125 (1988). This paper presents a common-cause failure analysis of redundant computer systems. Three mathematical models representing a two-unit redundant computer system are developed. Computer system reliability, steady-state availability, mean time to failure and variance of time to failure formulas are developed. In addition, a general formula for redundant computer system steady-state availability is derived when the failed computer system repair times are described by Erlangian distribution. The computer system reliability, availability and mean time to failure plots are shown. Multistate Markov models for systems with dependent units. ANTONIN LESANOVSKY. IEEE Trans. Reliab. 37(5), 505 (December 1988). This paper deals with a system that can be described by a homogeneous continuous-time discretestate Markov process. The case when transition rates or each unit depend on the current state of the system is considered, The condition upon which the transition-rate matrix of the system has the form of a modified Kronecker sum of transition-rate matrices of its units is investigated. An algorithm for determining the transition-rate matrix of the system based on the Kronecker algebra is introduced. Its use is particularly efficient during construction of machines when reliability is evaluated for several systems with the same structure but different transition rates. Simple enumeration of minimal cutsets of acyclic directed graph. S. HASANUDDINAHMAD, IEEE Trans. Reliab. 37(5), 484 (December 1988). There are many methods to enumerate cutsets of acyclic directed graph. All of these involve advanced mathematics. This paper gives 2 methods which use combinations of nodes to enumerate all minimal cutsets. One simply has to enumerate all combinations of orders 1 to N - 3 of nodes from 2 to N - 1, where N is the toal number of nodes. Collecting only those symbols of links of first row of adjacency matrix and in the rows given in a combination which are not in the columns of the combination a cutset of an acyclic directed graph, having all adjacent nodes, is obtained. To obtain the cutsets of a general acyclic directed graph, four rules are given for deletion of those combinations which yield redundant and nonminimal cutsets. These rules provide a reduced set of combinations which then gives rise to minimal cutsets of a general graph. Three examples illustrate the algorithms. Modeling discrete bathtub and upside-down bathtub mean residual-life functions. FRANK MITCHELL GUESS and DONG HO PARK. IEEE Trans. Reliab. 37(5), 545 (December 1988). A useful function for analyzing burn-in, developing maintenance policies, or simply modeling lifetimes of equipment is the mean residual life function. Discrete data arise naturally in various ways: from discretizing or grouping continuous data, devices operate by "cycles" (e.g. a copier "cycle" is a copy, its "lifelength" the total number of copies), etc. This paper develops a general approach to modeling discrete bathtub and upside-down bathtub mean residual-life functions. Because the approach allows parametric modeling of the mean residuaMife, maximum likelihood estimation of models can be done. This will enable estimation of such parametric models for complete discrete data, as well as right censored discrete data. A simple, perhaps surprising, example is presented where the mean residual-life increases, then decreases; however, the hazard